Abstract -The availability of on-chip non-volatile memory for advanced high-k-metal-gate CMOS technology nodes has been limited due to integration and scaling challenges as well as operational voltage incompatibilities, while its need continues to grow rapidly in modern high-performance systems. By exploiting intrinsic device self-heating enhanced charge trapping in as fabricated highk-metal-gate logic devices, we introduce a unique multipletime programmable embedded non-volatile memory element, called the 'charge trap transistor' (CTT), for high-kmetal-gate CMOS technologies. Functionality and feasibility of using CTT memory devices have been demonstrated on 22 nm planar and 14 nm FinFET technology platforms, including fully functional product prototype memory arrays. These transistor memory devices offer high density (∼0.144µm 2 /bit for 22 nm and ∼0.082µm 2 /bit for 14 nm technology), logic voltage compatible and low peak power operation (∼4mW), and excellent retention for a fully integrated and scalable embedded non-volatile memory without added process complexity or masks.
Fig. 1. A schematic depicting the basic operation of a CTT memory device (equally applicable to planar FET as well as FinFET based CTTs).
for memory applications [1] . In this work, we demonstrate for the first time that indeed multiple-time programmability is possible for application of CTTs as multiple-time programmable non-volatile memory elements. We discuss the underlying principles of operation and the key factors for optimized operation of the memory devices.
In addition to being multiple-time programmable (MTP), CTT based memory offers a better alternative to existing onetime programmable (OTP) technologies like eFUSE [2] and gate breakdown anti-fuse [3] as it can be used more effectively for yield improvement, field configurability, performance tailoring, and security enhancements such as chip IDs and onchip reconfigurable encryption key and firmware storage with lower power, higher density, and higher scalability, at no additional processing cost. This intrinsic self-heating enhanced charge trapping memory solution is applicable to SOI as well as bulk FinFET technologies as self-heating in bulk FinFETs, while generally less than SOI FinFETs, is comparable to SOI planar devices and increases considerably with scaling [4] , [5] .
II. PRINCIPLES OF OPERATION A schematic of the basic operation of a CTT memory device is depicted in Fig. 1 ; The device V T is modulated by the charge trapped in the high-k dielectric of the HKMG device. It must be noted that, while a planar device is used for demonstration, the same principles equally apply to FinFET based CTTs.
In order to understand the dynamic behavior of charge trapping in the devices, we first measured the V T shifts ( V T ) as a function of the programming time (t p ), as seen in Fig. 2(a) . We used 1.2um×20nm devices (22nm SOI technology [6] ) and programmed them using 2V gate voltage (V g ) pulses while the drain-to-source voltage (V d ) was fixed at 1.3V. V T vs. stress time with 2V V g pulses and V d = 0V
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. (I ds ∼ = 0) is also shown for comparison between self-heating enhanced charge trapping at high V d [1] and conventional Positive Bias Temperature Instability (PBTI) [7] . It is observed that V T is dramatically enhanced when the transistor is pulsed at high V d [1] and it shows a logarithmic dependence on t p ; Programming efficiency is highest at the beginning of the program operation and reduces with increasing programming time as more and more of the available electron traps are filled. The measured peak power during the program operation is ∼4mW (Fig. 2(b) ), which is considerably less than the typical power required to program an eFUSE in the same technology (∼20mW), allowing us to use smaller driver transistors to achieve programming, compared to the eFUSE case. Peak eFUSE power does not scale appreciably and can even increase significantly as more refractory metals are used as eFUSE elements. Fig. 2(c) shows the calculated
As can be seen, as V T increases, the energy required to create any additional V T shift increases rapidly, which reinforces the message being conveyed by Fig. 2(a) i.e. programming efficiency reduces as t p increases.
To understand the Program/Erase (P/E) characteristics and the fundamental physical mechanisms behind the operation of CTT memory devices, P/E cycling of the devices was performed using the Pulsed gate Voltage Ramp Sweep (PVRS) technique (details on PVRS discussed in [1] and [8] ), with 10ms V g pulses of increasing magnitudes in 10mV increments, as demonstrated in Fig. 3 , for various fixed programming V d values. The very first program operation, referred to as 'initialization', is unique. This is followed by an erase ('ERS') operation using negative PVRS and then a re-program ('PRG') operation. The source and drain are typically grounded during the erase operations. The observed behavior reveals the presence of three distinct V d -dependencies which can be exploited in a CTT for an MTP memory application; (i ) As seen during 'initialization', V T has a strong V d -dependence; At higher V d , equivalent V T values are achievable at much lower V g . This effect is due to a combination of enhanced trapping and trap creation in the HfO 2 at higher V d (stronger device self-heating) as discussed in [1] , [9] , and [10] , and in more detail below. (ii) For devices programmed at higher V d , longer times and/or larger negative V g values are needed to detrap the charge. Charge trapping at high temperature (stronger self-heating at high V d ) is more stable and it is more difficult to erase the devices. This is consistent with what was reported in [1] , where enhanced charge retention was demonstrated for devices programmed at higher V d . The slight V T difference between the end of the 'INIT' cycle and beginning of the 'ERS' cycle is believed to be caused by fast de-trapping of the small fraction of unstable trapped charge in each case, followed by no further de-trapping until a certain negative bias is applied during the 'ERS' cycle. The magnitude of this small V T difference is inversely proportional to the programming V d , which is again consistent with the relation between programming V d and overall trapped charged stability, as discussed [1] and also in section IV. (iii) The charge trapping behavior changes after the 'initialization' operation; This is due to the creation of new traps [9] , [10] , allowing for subsequent programming ('PRG') to the same V T at lower V g . This phenomenon has also been reported in [11] , where an increased rate of charge trapping for pre-stressed devices is attributed to new trap creation during the charge injection process. In order to verify the above and compare self-heating enhanced charge trapping to conventional BTI, PVRS sweeps were also done with V d = 0V (Fig. 3 inset) . It is clearly seen that, without the effect of self-heating, (i )For the same V g values, V T achieved is relatively very small, (ii) The V T is fully recoverable (i.e. traps discharge easily), and most importantly (iii) The charge trapping behavior does not change subsequent to the first cycle and is repeatable for many cycles, indicating that creation of additional traps is minimal.
There is an obvious trade-off between trapped charge retention, the V T window, and the erase time/voltage needed; Higher programming V d results in more stable V T shifts (better retention) as demonstrated and discussed in detail in [1] , but it will take longer time and/or higher voltage to erase the cells. In other words, for a given erase time/voltage constraint, the V T window will be smaller if higher programming V d is used. Thus, it is important to optimize the operating conditions of the memory cells. Typically, erase times longer than programming times are needed to avoid under-erasing and programming times shorter than those in the 'initialization' operation are needed to avoid over-programming, in order to achieve a sufficiently large 'memory window'. It is also advantageous to perform 'initialization' at a higher V d than that subsequently used during the 'PRG' operations to avoid over-programming in subsequent P/E cycles. At the same time, V d for programming must be selected high enough for the trapped charge to have acceptable retention for the memory application. While this discussion provides a general guideline, detailed optimization will depend on device geometry, layout, and gate stack properties, all of which affect the charge trapping behavior [1] . , V g-ERS = -2V, solid red symbols) P/E conditions. (b) 800x P/E cycles using optimized P/E conditions. Fig. 5 . Bitmaps of a fully functional CTT memory array integrated in 14nm FinFET technology: A "UCLA" pattern was written followed by an erase and re-write of a "CHIPS" pattern.
III. PROGRAM AND ERASE OPTIMIZATION AND CYCLING
To demonstrate the importance of optimizing program and erase conditions for the memory application of CTT devices as discussed in section II, devices were cycled 20× using unoptimized P/E conditions (i.e. P/E conditions were not optimized to avoid over-programming and under-erasing) as well as optimized P/E conditions (V d−PRG slightly lower than V d−INIT was used and the number of 'PRG' pulses was limited to avoid over-programming. Longer erase times were used during the 'ERS' operation to achieve maximum V T recovery) for comparison. Post-program and post-erase V T values for the devices in each case are shown in Fig. 4(a) . It is clear that, by optimizing P/E conditions, over-programming and undererasing with P/E cycling (which causes the 'memory window' to dynamically drift higher, resulting in a shrinking readmargin for the "erased" state with respect to a fixed reference read voltage, as seen with unoptimized P/E conditions) can be avoided, resulting in significant improvement in the endurance of the memory cells. In functional memory arrays, program and erase 'verify' schemes are used to further optimize the P/E operations. Fig. 4(b) shows the post-program and posterase V T values for devices that were cycled 800× using optimized P/E conditions. It can be seen that, even after 800 cycles, a stable memory window (∼120mV in this case) exists. Fig. 5 shows bitmaps of a CTT memory array fabricated in 14nm FinFET production technology. Details about circuit design and sensing techniques implemented in this technology have been discussed elsewhere [12] .
IV. RETENTION AND RELIABILITY
We would like to re-emphasize that charge trapping at (self-heating induced) high temperature is the key to the stability of the trapped charge [1] . As demonstrated and discussed in [1] , devices programmed at higher V d values show considerably higher charge retention as compared to devices programmed at lower V d values (<10% charge loss after 10 years at 85°C for programming with V d = 1.3V was demonstrated). Here, we quantify the impact of device self-heating during programming by measuring the activation energies (E a ) for charge de-trapping as a function of programming V d and self-heating temperature. We monitored the reduction in V T of devices that were programmed using ) was used and the E a corresponding to each programming V d was extracted from an Arrhenius plot of t 15% r , a method commonly used in literature [13] , [14] . The results ( Fig. 6(a) ) clearly show that stability of the trapped charge is significantly enhanced by programing at high V d values (or high self-heating temperatures), confirming the speculation in [1] . This is because we are able to fill traps with higher E a at higher programming V d .
The existence of different types of oxygen vacancy (V O ) related electron traps in HfO 2 with various thermal activation energies for both electron trapping and de-trapping has been discussed in previous literatures [7] , [11] , [15] , [16] . The variation in capture and emission times of HfO 2 traps has also been directly correlated to the spread in their activation energies [1] , [17] . The calculated thermal activation energies for oxygen vacancy in its various charge states in crystalline m-HfO 2 is summarized in Fig. 6(b) . In amorphous HfO 2 , such energy levels are significantly spread in energy [17] . This is consistent with our findings in the CTT; During programming, more traps with higher activation energies for trapping are filled at higher self-heating induced temperatures (higher V d ) [1] . Such traps are also likely to be more stable, resulting in a higher effective activation energy for de-trapping and enhanced stability (retention) of the CTT memory element.
V. SUMMARY AND CONCLUSIONS
In this letter, we have demonstrated a unique embedded non-volatile multiple-time programmable memory (MTPM) for SoC applications in advanced CMOS technology nodes, using HfO 2 based HKMG devices called CTTs, which has clear advantages over existing OTP memory technologies like the eFUSE [2] and gate breakdown anti-fuse [3] . This memory offers multiple-time programmability, low voltage and low power operation, high density, scalability, excellent retention, and can be integrated without any added process complexity or masks. Integration of functional memory arrays has been realized on 22nm planar and 14nm FinFET production technology platforms, demonstrating the robustness and commercial potential of this technology. Work to further model and optimize device and memory array design and operating conditions for this eNVM technology is ongoing.
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